RISC movement in processor architecture

Previous slide Next slide Back to first slide View graphic version