Decoding variable-length instructions
Variable instruction length:often the case for legacy CISC instruction sets as the Intel i86 ISA. ? a multistage decode is necessary.
- The first stage determines the instruction limits within the instruction stream.
- The second stage decodes the instructions generating one or several micro-ops from each instruction.
Complex CISC instructions are split into micro-ops which resemble ordinary RISC instructions.