Patt et al. argue that the highest performance computing system (when one billion transistor chips are available) will contain on each processor chip a single processor.
All this makes sense, however, only
- if CAD tools can be improved to design such chips
- if algorithms and compilers can be redesigned to take advantage of such powerful dynamically scheduled engines.